Skip to main content

Floorplan Stage Overview

Floorplan:

Floor planing is the starting step in ASIC physical design. For example, before building the house, planning for the exact location of each end every room is similar to the ASIC’s floor planning process. Building’s blue-print planning will be a better example for ASIC floor planning.  Detailed process of floor planning is explained below with necessary diagrams.

 Floor plan determines the size of the design cell (or die), creates the boundary and core area, and creates wire tracks for placement of standard cells. It is also a process of positioning blocks or macros on the die. First step is to define the total size of the die. Two types of design are possible. Block level designs will be rectilinear and chip level designs will be rectangular in shape.
  • Rectilinear – To define this size more coordinates are required
  • Rectangular – To define this only height and width of the die is required
The following parameters are decided in the floor planning stage.
  • Die size, core size of the chip (rectangular or rectilinear)
  • I/O pad’s location
  • Plan for power
  • Row configuration
In broader sense pad info, power planning and macro placement together is known as floor planning. Apart from this aspect ratio of the core , utilization of the core area,  cell orientation and core to I/O clearance are also be taken care during the floor plan stage.
Aspect Ratio= Width of the die / Height of the die
Utilization:Utilization defines the area occupied by standard cell, macros and blockages. In general 70 to 80% of utilization is fixed because more number of inverters and buffers will be added during the process of CTS (Clock Tree Synthesis) in order to maintain minimum skew.
Note: The buffers and inverters to be added during the CTS process should have equal raise and fall time in order to avoid the change in time period or duty cycle of the clock signal which in turn changes the operating frequency of a design.
Row Orientation: These rows are individual rows and  the row area is utilized by the standard cells as shown below in figure 1. As mentioned above in the formula, the utilization factor is decided by the channel area also. If the channel area is reduced, better the utilization can be achieved.

fig-1: Row orientation
But reducing the channel area leads to short between Vss and Vdd. To avoid this, every rows are flipped so that Vdd of two rows can be joined together and Vss of two rows can be connected together and there will be no chance in short between Vdd and Vss as shown in figure-2. The utilization depends only on the row area, not the channel area.
double-back rows
fig-2: Double-back rows
Cell Orientation 
Macros placement is done manually based on the connectivity with other macros and also with I/O pads. Macros are moved on the basis of connectivity and the orientation of macros are as shown below in figure-3.

fig-3: Cell orientation
from the figure-3,
a –> R0 — No rotation 
b –> MX — Mirror through X axis 
c –> MY — Mirror through Y axis
d –> R180 — Rotate counter-clockwise 180 degrees
e –> MX90 — Mirror through X axis and rotate counter-clockwise 90 degrees
f –> R90 — Rotate counter-clockwise 90 degrees
g –> R270 — Rotate counter-clockwise 270 degrees
h –> MY90 — Mirror through Y axis and rotate counter-clockwise 90 degrees
By using the flight/fly lines the exact connectivity of macros to other macros or I/O pads can be seen and with the help of these orientations, the cell’s physical orientation can be changed and as a result of this routing resources can be reduced. The concept of flight/fly lines is given below.
Fly Lines
Fly/flight lines are virtual connections between macros and also macros to I/O pads. This helps the designer to get an idea about the logical connections between macros and pads. Fly/flight lines act as guidelines to the designer to reduce the routing resources to be used. On the basis of connectivity it shows, flight lines are of three types.
  1. Macro to macro fly lines
  2. pin to pin fly lines
  3. macro to I/O fly lines
Macro to macro fly lines
This shows the total number of connections between two macros. This gives an idea to the designer about which two modules to be placed closer.
Pin to pin fly lines
If two macros are selected for pin to pin fly lines, the virtual connections are shown  and the much preciously connection to exact pin to pin will be shown. This guides the designer to choose an appropriate cell orientation (fig-3) for the macros and as a resultant will be efficient routing.
Macro to I/O fly lines
Macro to I/O flight lines shows the exact connection between the macro pins and the I/O ports of pins. This helps the designer to identify the macros to be kept at the corners of the die or block.
Pictorial representation these flight lines and the how these lines act as guidelines to the designer is shown below in figure-4.

fig-4: Fly lines
From the figure
i) macro to macro fly lines
ii) pin ti pin fly lines
iii) for B macro “R90″ is applied (B is rotated 90 degrees to the anti-clock direction)
iv) for A macro “R180″ is applied (A is rotated 180 degrees to the anti-clock direction)

Comments

Post a Comment

Popular posts from this blog

Special cells and their Importance

Types of cells: Well taps (Tap Cells):  This is non-logic cells. Tap cells are needed to reduce substrate and well resistance to prevent latch up. These cells generally used when the all the standard or most of the cells does not have well or substrate. - It is inserted at specific interval in the design and distance is defined as per foundry rule for specific technology.  -We can insert at every row, every other row or stagger patterns also. - Most preferable way to insert the well tap is to stagger way because of reduce the total number of cells insertion in the design and reduce the total area utilization by those tap cells.  End cap Cells:   -This are the preplaced physical only cells. -Insert to meet certain design rules -Insert at the end of the site row, top and bottom side of the block boundary and every macro boundary.  - This will also helps to reduce the drc's nearer to macros as the standard cells do not placed near to the macros...
Post a Comment
Read more

PD Interview Questions with Answers

PD Interview Questions with Answers: 1) How can you reduce dynamic power? – Reduce switching activity by designing good RTL - Clock gating -Architectural improvements -Reduce supply voltage -Use multiple voltage domains-Multi vdd 2) What are the vectors of dynamic power? Voltage and Current 3) How will you do power planning? 4) If you have both IR drop and congestion how will you fix it? -Spread macros -Spread standard cells -Increase strap width -Increase number of straps -Use proper blockage 5) Is increasing power line width and providing more number of straps are the only solution to IR drop? -Spread macros -Spread standard cells -Use proper blockage 6) In a reg to reg path if you have setup problem where will you insert buffer-near to launching flop or capture flop? Why? (buffers are inserted for fixing fanout voilations and hence they reduce setup voilation; otherwise we try to fix setup voilation with the sizing of cells; now just assume that you m...
Post a Comment
Read more

Standard cells placement

Placement stage during PnR: As a basic function of placement stage is the placement of standard cells and their legalization based on certain factors. once floorplan/powerplan stage is ready then block owners need to check certain sanity checks like macro placement is proper or not, it is violating the macro spacing guidelines or not, special cells placed proper or not, port placement proper or not, power plan with all the layers incorporate in the design or not and so on. There are many other checks required to check before move to the placement stage.  Placement stage followed by the floorplan stage.We have to set many variables related to timing/congestion analysis effort at internal stage of placement step and so on, which are depends on block complexity and user requirement. For example, if the design is critical in terms of timing, then users can set the timing optimization efforts to high from medium, so at the time of placement optimization, tool can more focus to timing an...
Post a Comment
Read more